Previous: Modifiers, Up: Constraints [Contents][Index]

Unsigned Integers Slots Machines
Unsigned Integer Range
Signed And Unsigned Integer

Slots and signals are identified by their names (when you do use SLOT(setpwm(unsigned long)) in your code, you are constructing a string). You can simply store the name and the object and then call the slot using QMetaObject. You can use pointers to member functions in C (see the C faq), but in this case I'd suggest to use Qt's meta object system. The value to assign the new 64-bit unsigned integer object. This may be specified as an integer (if the value can be represented as a 32-bit value), another 64-bit integer object (either signed or unsigned), or as a string, which may consist of an optional minus sign, followed by either a decimal number or '0x' or '0X' followed by a hexadecimal.

6.47.3.4 Constraints for Particular Machines

Whenever possible, you should use the general-purpose constraint lettersin asm arguments, since they will convey meaning more readily topeople reading your code. Failing that, use the constraint lettersthat usually have very similar meanings across architectures. The mostcommonly used constraints are ‘m’ and ‘r’ (for memory andgeneral-purpose registers respectively; see Simple Constraints), and‘I’, usually the letter indicating the most commonimmediate-constant format.

Each architecture defines additional constraints. These constraintsare used by the compiler itself for instruction generation, as well asfor asm statements; therefore, some of the constraints are notparticularly useful for asm. Here is a summary of some of themachine-dependent constraints available on some particular machines;it includes both constraints that are useful for asm andconstraints that aren’t. The compiler source file mentioned in thetable heading for each architecture is the definitive reference forthe meanings of that architecture’s constraints.

AArch64 family—config/aarch64/constraints.md

k

The stack pointer register (SP)

w

Floating point register, Advanced SIMD vector register or SVE vector register

x

Like w, but restricted to registers 0 to 15 inclusive.

y

Like w, but restricted to registers 0 to 7 inclusive.

Upl

One of the low eight SVE predicate registers (P0 to P7)

Upa

Any of the SVE predicate registers (P0 to P15)

I

Integer constant that is valid as an immediate operand in an ADDinstruction

J

Integer constant that is valid as an immediate operand in a SUBinstruction (once negated)

K

Integer constant that can be used with a 32-bit logical instruction

L

Integer constant that can be used with a 64-bit logical instruction

M

Integer constant that is valid as an immediate operand in a 32-bit MOVpseudo instruction. The MOV may be assembled to one of several differentmachine instructions depending on the value

N

Integer constant that is valid as an immediate operand in a 64-bit MOVpseudo instruction

S

An absolute symbolic address or a label reference

Y

Floating point constant zero

Z

Integer constant zero

Ush

The high part (bits 12 and upwards) of the pc-relative address of a symbolwithin 4GB of the instruction

Q

A memory address which uses a single base register with no offset

Ump

A memory address suitable for a load/store pair instruction in SI, DI, SF andDF modes

AMD GCN —config/gcn/constraints.md

I

Immediate integer in the range -16 to 64

J

Immediate 16-bit signed integer

Kf

Immediate constant -1

L

Immediate 15-bit unsigned integer

A

Immediate constant that can be inlined in an instruction encoding: integer-16..64, or float 0.0, +/-0.5, +/-1.0, +/-2.0,+/-4.0, 1.0/(2.0*PI)

B

Immediate 32-bit signed integer that can be attached to an instruction encoding

C

Immediate 32-bit integer in range -16..4294967295 (i.e. 32-bit unsignedinteger or ‘A’ constraint)

DA

Immediate 64-bit constant that can be split into two ‘A’ constants

DB

Immediate 64-bit constant that can be split into two ‘B’ constants

U

Any unspec

Y

Any symbol_ref or label_ref

v

VGPR register

Sg

SGPR register

SD

SGPR registers valid for instruction destinations, including VCC, M0 and EXEC

SS

SGPR registers valid for instruction sources, including VCC, M0, EXEC and SCC

Sm

SGPR registers valid as a source for scalar memory instructions (excludes M0and EXEC)

Sv

SGPR registers valid as a source or destination for vector instructions(excludes EXEC)

ca

All condition registers: SCC, VCCZ, EXECZ

cs

Scalar condition register: SCC

cV

Vector condition register: VCC, VCC_LO, VCC_HI

e

EXEC register (EXEC_LO and EXEC_HI)

RB

Memory operand with address space suitable for buffer_* instructions

RF

Memory operand with address space suitable for flat_* instructions

RS

Memory operand with address space suitable for s_* instructions

RL

Memory operand with address space suitable for ds_* LDS instructions

RG

Memory operand with address space suitable for ds_* GDS instructions

RD

Memory operand with address space suitable for any ds_* instructions

RM

Memory operand with address space suitable for global_* instructions

ARC —config/arc/constraints.md

q

Registers usable in ARCompact 16-bit instructions: r0-r3,r12-r15. This constraint can only match when the -mqoption is in effect.

e

Registers usable as base-regs of memory addresses in ARCompact 16-bit memoryinstructions: r0-r3, r12-r15, sp.This constraint can only match when the -mqoption is in effect.

D

ARC FPX (dpfp) 64-bit registers. D0, D1.

I

A signed 12-bit integer constant.

Cal

constant for arithmetic/logical operations. This might be any constantthat can be put into a long immediate by the assmbler or linker withoutinvolving a PIC relocation.

K

A 3-bit unsigned integer constant.

L

A 6-bit unsigned integer constant.

CnL

One’s complement of a 6-bit unsigned integer constant.

CmL

Two’s complement of a 6-bit unsigned integer constant.

M

A 5-bit unsigned integer constant.

O

A 7-bit unsigned integer constant.

P

A 8-bit unsigned integer constant.

H

Any const_double value.

ARM family—config/arm/constraints.md

h

In Thumb state, the core registers r8-r15.

k

The stack pointer register.

l

In Thumb State the core registers r0-r7. In ARM state thisis an alias for the r constraint.

t

Unsigned Integers Slots Machine